OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1186

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1186 Added support for rams with byte write access. simons 7854d 06h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7860d 23h /
1184 Scan signals mess fixed. simons 7860d 23h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7865d 15h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7865d 17h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7865d 17h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7869d 02h /
1179 BIST interface added for Artisan memory instances. simons 7869d 02h /
1178 avoid another immu exception that should not happen phoenix 7898d 14h /
1177 more informative output phoenix 7899d 20h /
1176 Added comments. damonb 7900d 12h /
1175 Added three missing wire declarations. No functional changes. lampret 7900d 15h /
1174 fix for immu exceptions that never should have happened phoenix 7901d 16h /
1173 Added QMEM. lampret 7903d 00h /
1172 Added embedded memory QMEM. lampret 7903d 00h /
1171 Added embedded memory QMEM. lampret 7903d 00h /
1170 Added support for l.addc instruction. csanchez 7909d 20h /
1169 Added support for l.addc instruction. csanchez 7909d 20h /
1168 Added explicit alignment expressions. csanchez 7915d 06h /
1167 Corrected offset of TSS field within task_struct. csanchez 7915d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.