URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1192

Rev	Log message	Author	Age	Path
1192	disabled 'bench_defines.v' during synthesis + added define to specify usage of flash instruction address	dries	7604d 06h	/
1191	disabled 'bench_defines.v' during synthesis + added define to specify usage of flash instruction address	dries	7604d 06h	/
1190	This commit was manufactured by cvs2svn to create tag 'rel_14'.		7620d 04h	/
1189	This commit was manufactured by cvs2svn to create tag 'rel_13'.		7620d 04h	/
1188	Added support for rams with byte write access.	simons	7620d 04h	/
1187	This commit was manufactured by cvs2svn to create tag 'rel_12'.		7621d 03h	/
1186	Added support for rams with byte write access.	simons	7621d 03h	/
1185	This commit was manufactured by cvs2svn to create tag 'rel_11'.		7627d 20h	/
1184	Scan signals mess fixed.	simons	7627d 20h	/
1183	OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0	sfurman	7632d 12h	/
1182	This commit was manufactured by cvs2svn to create tag 'VER_5_3'.		7632d 14h	/
1181	Initial import of unmodified gdb-5.3 source on vendor branch	sfurman	7632d 14h	/
1180	This commit was manufactured by cvs2svn to create tag 'rel_10'.		7635d 23h	/
1179	BIST interface added for Artisan memory instances.	simons	7635d 23h	/
1178	avoid another immu exception that should not happen	phoenix	7665d 11h	/
1177	more informative output	phoenix	7666d 18h	/
1176	Added comments.	damonb	7667d 09h	/
1175	Added three missing wire declarations. No functional changes.	lampret	7667d 12h	/
1174	fix for immu exceptions that never should have happened	phoenix	7668d 13h	/
1173	Added QMEM.	lampret	7669d 21h	/