URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1203

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1203	value stored in ITLB and DTLB match registers was wrong. fixed.	phoenix	7641d 07h	/
1202	at exception print insn number to ease debugging	phoenix	7641d 07h	/
1201	This commit was manufactured by cvs2svn to create tag 'rel_15'.		7666d 03h	/
1200	mbist signals updated according to newest convention	markom	7666d 03h	/
1199	Daniel Wiklund: Removed multiple entries of debug/Makefile in configure	danwi	7670d 04h	/
1198	make it compile on RH 8,9	phoenix	7695d 18h	/
1197	disabled ram-init of ps2 (old) + changed MAC type into DOS type, so that Xilinx ISE can work with it	dries	7700d 23h	/
1196	removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se)	dries	7701d 01h	/
1195	made the project file a little bit more universal	dries	7701d 02h	/
1194	correct all the syntax errors	dries	7701d 02h	/
1193	disabled SRAM_GENERIC and added comment + corrected 'wb_err' into 'wb_err_o'	dries	7701d 02h	/
1192	disabled 'bench_defines.v' during synthesis + added define to specify usage of flash instruction address	dries	7701d 04h	/
1191	disabled 'bench_defines.v' during synthesis + added define to specify usage of flash instruction address	dries	7701d 04h	/
1190	This commit was manufactured by cvs2svn to create tag 'rel_14'.		7717d 02h	/
1189	This commit was manufactured by cvs2svn to create tag 'rel_13'.		7717d 02h	/
1188	Added support for rams with byte write access.	simons	7717d 02h	/
1187	This commit was manufactured by cvs2svn to create tag 'rel_12'.		7718d 01h	/
1186	Added support for rams with byte write access.	simons	7718d 01h	/
1185	This commit was manufactured by cvs2svn to create tag 'rel_11'.		7724d 18h	/
1184	Scan signals mess fixed.	simons	7724d 18h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k_old

[/] - Rev 1203

Filtering Options