OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1232

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1232 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7504d 03h /
1231 Error fixed. simons 7504d 03h /
1230 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7504d 03h /
1229 Error fixed. simons 7504d 03h /
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7506d 13h /
1227 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7506d 15h /
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7506d 15h /
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7509d 23h /
1224 This commit was manufactured by cvs2svn to create tag 'hello-uart_v1_0'. 7514d 11h /
1223 first import dries 7514d 11h /
1222 cfmakeraw is not avaliable on cygwin phoenix 7515d 20h /
1221 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7535d 08h /
1220 Exception prefix configuration changed. simons 7535d 08h /
1219 Qmem mbist signals fixed. simons 7535d 08h /
1218 segfault when there is no memory context fix phoenix 7539d 20h /
1217 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7542d 06h /
1216 Support for ram with byte selects added. simons 7542d 06h /
1215 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7543d 10h /
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7543d 10h /
1213 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7547d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.