OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1233

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1233 Errors fixed. simons 7608d 14h /
1232 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7608d 16h /
1231 Error fixed. simons 7608d 16h /
1230 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7608d 16h /
1229 Error fixed. simons 7608d 16h /
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7611d 02h /
1227 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7611d 04h /
1226 interface to debug changed; no more opselect; stb-ack protocol markom 7611d 04h /
1225 Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added andreje 7614d 12h /
1224 This commit was manufactured by cvs2svn to create tag 'hello-uart_v1_0'. 7619d 00h /
1223 first import dries 7619d 00h /
1222 cfmakeraw is not avaliable on cygwin phoenix 7620d 09h /
1221 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7639d 21h /
1220 Exception prefix configuration changed. simons 7639d 21h /
1219 Qmem mbist signals fixed. simons 7639d 21h /
1218 segfault when there is no memory context fix phoenix 7644d 09h /
1217 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7646d 19h /
1216 Support for ram with byte selects added. simons 7646d 19h /
1215 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7647d 23h /
1214 Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed. simons 7647d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.