OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 1512

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 7179d 20h /
1511 Fix typo nogj 7179d 20h /
1510 Create a seporate debug channel to dump exceptions to nogj 7179d 20h /
1509 Remove 08 prefix from PRIdREG nogj 7179d 20h /
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 7179d 20h /
1507 Use readline by default if it is availible nogj 7179d 20h /
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 7179d 20h /
1505 Make output clearer nogj 7194d 18h /
1504 Use proper types nogj 7194d 18h /
1503 Move loopback handling out of uart_clock16 nogj 7194d 18h /
1502 Move interrupt handling out of uart_clock16 nogj 7194d 18h /
1501 Move RX logic out of uart_clock16 nogj 7194d 18h /
1500 Move vapi command handling out of uart_clock16 nogj 7194d 18h /
1499 Move TX logic out of uart_clock16 nogj 7194d 18h /
1498 Correct a couple of tests nogj 7194d 18h /
1497 Print more verbose ouput nogj 7194d 18h /
1496 Don't issue a pending interrupt when it has already been cleared nogj 7194d 18h /
1495 Added support for SMC91111 Ethernet LAN Chip jcastillo 7208d 21h /
1494 Added support for ethernet chip jcastillo 7214d 19h /
1493 Make simprintf use the new debugging functions nogj 7217d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.