OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 168

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
168 Major clean-up. lampret 8500d 15h /
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8501d 14h /
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8519d 01h /
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8519d 01h /
164 *** empty log message *** lampret 8521d 04h /
163 Forgot files.f file. lampret 8521d 04h /
162 Benches (under development). lampret 8521d 04h /
161 Development version of RTL. Libraries are missing. lampret 8521d 04h /
160 simulation script lampret 8521d 04h /
159 synthesis scripts lampret 8521d 04h /
158 Initial RTEMS import chris 8530d 19h /
157 Update simons 8537d 22h /
156 File moved to opcode. simons 8537d 22h /
155 Update simons 8537d 22h /
154 Updated for new runtime environment chris 8543d 22h /
153 Writes to SPR_PC are now enabled chris 8543d 22h /
152 Breakpoint exceptions from single step are not printed now. chris 8543d 22h /
151 Typo in the previous commit. Sorry. chris 8543d 22h /
150 Fixed some single stepping issues chris 8543d 22h /
149 Fixed bug where disassemble command caused a segmentation fault chris 8545d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.