OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 25

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 Bug fix in handling labels when loading code into simulator memory. lampret 9060d 05h /
24 Static branch prediction added. lampret 9060d 06h /
23 Common OR1K backend for OR32 and OR16. lampret 9060d 06h /
22 More modifications related to or16. lampret 9062d 12h /
21 More modifications related to or16. cmchen 9062d 12h /
20 or1k renamed to or32. lampret 9063d 01h /
19 Added or16, or1k renamed to or32. lampret 9063d 01h /
18 or16 added, or1k renamed to or32. lampret 9063d 01h /
17 Re-generated. jrydberg 9085d 22h /
16 Add support for systems without readline. To use GNU readline library,
use the `--enable-readline' option to the configure script.
jrydberg 9085d 22h /
15 Initial revision. jrydberg 9122d 12h /
14 First import. lampret 9122d 15h /
13 Rebuild of the generated files. jrydberg 9123d 17h /
12 Added information to the section about how to configure and compile
the package.
jrydberg 9123d 17h /
11 Rebuild from configure.in. jrydberg 9123d 17h /
10 Support for both architectures. Specify architecture with the
--target option.
jrydberg 9123d 17h /
9 Added support for OpenRISC 100 and DLX. jrydberg 9123d 17h /
8 Initial revision. jrydberg 9123d 17h /
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 9123d 18h /
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 9124d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.