OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 368

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 Typos. lampret 8494d 16h /
367 Changed DSR/DRR behavior and exception detection. lampret 8494d 17h /
366 *** empty log message *** simons 8495d 06h /
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8495d 12h /
364 info spr bug fixed markom 8496d 10h /
363 program can be stepped and continued before running it, supporting low level debugging markom 8496d 11h /
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8496d 16h /
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8496d 17h /
360 Added OR1200_REGISTERED_INPUTS. lampret 8497d 04h /
359 Added optional sampling of inputs. lampret 8497d 04h /
358 Fixed virtual silicon single-port rams instantiation. lampret 8497d 04h /
357 Fixed dbg_is_o assignment width. lampret 8497d 04h /
356 Break point bug fixed simons 8497d 07h /
355 uart VAPI model improved; changes to MC and eth. markom 8497d 14h /
354 Fixed width of du_except. lampret 8498d 00h /
353 Cashes disabled. simons 8498d 11h /
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8499d 14h /
351 Fixed some l.trap typos. lampret 8499d 15h /
350 For GDB changed single stepping and disabled trap exception. lampret 8499d 17h /
349 Some bugs regarding cache simulation fixed. simons 8501d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.