OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 392

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
392 This commit was manufactured by cvs2svn to create tag 'stable'. 8760d 10h /
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8760d 10h /
390 Changed instantiation name of VS RAMs. lampret 8760d 12h /
389 Changed default delay for load and store in superscalar cpu. lampret 8760d 12h /
388 Added comments for cpu section. lampret 8760d 12h /
387 Now FPGA and ASIC target are separate. lampret 8760d 13h /
386 Fixed VS RAM instantiation - again. lampret 8760d 13h /
385 check testbench now modified to work with new report output markom 8760d 19h /
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8760d 21h /
383 modified simmem.cfg structure! ADD markom 8760d 21h /
382 bitmask function bug fixed markom 8760d 22h /
381 number display is more strict with 0x prefix with hex numbers markom 8760d 22h /
380 all tests pass check markom 8760d 23h /
379 bug fixed. markom 8761d 00h /
378 cleanup in testbench; pc divided into ppc and npc markom 8761d 00h /
377 cleanup in testbench; pc divided into ppc and npc markom 8761d 00h /
376 int.c and int.h are general enough and should be useful for other tests beside uos markom 8761d 01h /
375 Support for breakpoints changed. simons 8761d 11h /
374 *** empty log message *** simons 8761d 16h /
373 update after links markom 8761d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.