OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 480

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
480 RTL_SIM define added for shorter simulation runtime. simons 8333d 21h /
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8333d 21h /
478 Started adding acv_gpio testbench erez 8333d 22h /
477 Improved multi-id vapi logs (i.e. GPIO) erez 8333d 22h /
476 Fixed warnings. ivang 8333d 22h /
475 l.jalr r9 is not used any more. simons 8333d 23h /
474 Updated building instructions. or1.h not used anymore. ivang 8333d 23h /
473 Added test flag templates. ivang 8334d 03h /
472 Removed MC initialization. Must be done in except_mc.S ivang 8334d 03h /
471 Removed MC initialization. Must be done in except_mc.S ivang 8334d 03h /
470 Added test flag templates. ivang 8334d 03h /
469 Added test flag templates ivang 8334d 03h /
468 Removed MC initialization. Must be done in except_mc.S ivang 8334d 03h /
467 Fixed some typos. ivang 8334d 04h /
466 EEAR is used for determing ITLB miss and IPF page address. simons 8334d 13h /
465 New tests added. simons 8334d 13h /
464 Some small bugs fixed. simons 8334d 13h /
463 Interrupt has the highest priority among all exceptions. simons 8334d 13h /
462 Exception test. simons 8335d 13h /
461 DTLBMISS and DPF exceptions are fixed in simulator. simons 8335d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.