OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 638

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 TLBTR CI bit is now working properly. simons 8424d 03h /
637 Updated file names. lampret 8424d 04h /
636 Fixed combinational loops. lampret 8424d 04h /
635 Fixed Makefile bug. ivang 8424d 06h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.
ivang 8425d 07h /
633 Bug fix in command line parser. ivang 8425d 08h /
632 profiler and mprofiler merged into sim. ivang 8426d 03h /
631 Real cache access is simulated now. simons 8427d 02h /
630 some bug fixes in store buffer analysis markom 8427d 11h /
629 typo fixed markom 8427d 14h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8427d 15h /
627 or32 restored markom 8427d 15h /
626 store buffer added markom 8427d 15h /
625 Bus error bug fixed. Cache routines added. simons 8428d 07h /
624 Added logging of writes/read to/from SPR registers. ivang 8428d 07h /
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8428d 09h /
622 Cache test works on hardware. simons 8428d 13h /
621 Cache test works on hardware. simons 8428d 14h /
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8428d 14h /
619 all test pass, after newest changes markom 8428d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.