OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 781

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8368d 16h /
780 Added libraries. lampret 8368d 16h /
779 Added bench directory lampret 8368d 16h /
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8368d 17h /
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8368d 17h /
776 Updated defines. lampret 8368d 17h /
775 Optimized cache controller FSM. lampret 8368d 17h /
774 Removed old files. lampret 8368d 17h /
773 Changing directory structure ... lampret 8368d 18h /
772 Changing directory structure ... lampret 8368d 18h /
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8369d 18h /
770 Maze application added. Mouse driver changed. simons 8370d 11h /
769 This commit was manufactured by cvs2svn to create tag 'first'. 8370d 15h /
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.
lampret 8370d 15h /
767 First import of the XSV CPLD environment. lampret 8370d 15h /
766 Color bits position changed. simons 8370d 20h /
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8370d 22h /
764 Some further changes. simons 8370d 22h /
763 FTP and telnet working on or1ksim. simons 8371d 13h /
762 Mistake fixed. simons 8375d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.