OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 912

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8041d 19h /
911 Added instruction count to hardware executed log lampret 8041d 19h /
910 No arith and overflow flags by default. lampret 8041d 19h /
909 Bug fix. lampret 8043d 06h /
908 busy signal added markom 8047d 14h /
907 function calling generation; not tested yet markom 8047d 14h /
906 function dependency analysis added markom 8047d 17h /
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8048d 13h /
904 duplicated memory loads (same location) can be removed markom 8048d 18h /
903 a few gui improvements markom 8049d 12h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8049d 12h /
901 This commit was manufactured by cvs2svn to create tag 'before_ORP'. 8052d 07h /
900 Typing error fixed. mohor 8052d 07h /
899 Typing error fixed. mohor 8052d 08h /
898 l.movhi added; (signed) comparison bug fixed markom 8054d 11h /
897 improved CUC GUI; pre/unroll bugs fixed markom 8054d 11h /
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8057d 06h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8057d 06h /
894 Typing mistake fixed. simons 8059d 03h /
893 Ethernet tested on xess board. simons 8059d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.