OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 912

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8244d 12h /
911 Added instruction count to hardware executed log lampret 8244d 12h /
910 No arith and overflow flags by default. lampret 8244d 12h /
909 Bug fix. lampret 8245d 23h /
908 busy signal added markom 8250d 07h /
907 function calling generation; not tested yet markom 8250d 07h /
906 function dependency analysis added markom 8250d 10h /
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8251d 05h /
904 duplicated memory loads (same location) can be removed markom 8251d 11h /
903 a few gui improvements markom 8252d 04h /
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8252d 05h /
901 This commit was manufactured by cvs2svn to create tag 'before_ORP'. 8255d 00h /
900 Typing error fixed. mohor 8255d 00h /
899 Typing error fixed. mohor 8255d 01h /
898 l.movhi added; (signed) comparison bug fixed markom 8257d 04h /
897 improved CUC GUI; pre/unroll bugs fixed markom 8257d 04h /
896 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8259d 22h /
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8259d 22h /
894 Typing mistake fixed. simons 8261d 20h /
893 Ethernet tested on xess board. simons 8261d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.