OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 970

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
970 Testbench is now running on ORP architecture platform. simons 8128d 14h /
969 Checking in except directory. lampret 8129d 06h /
968 Checking in utils directory. lampret 8129d 06h /
967 Checking in mul directory. lampret 8129d 06h /
966 Checking in cbasic directory. lampret 8129d 06h /
965 Checking in basic directory. lampret 8129d 06h /
964 Checking in support directory. lampret 8129d 06h /
963 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8129d 06h /
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8129d 06h /
961 uart16550 RTL files renamed/added/removed. lampret 8129d 06h /
960 Directory cleanup. lampret 8129d 06h /
959 Fixed size of generic flash/sram to exactly 2MB lampret 8130d 05h /
958 Disabled ITLB translation when 1) doing access to ITLB SPRs or 2) crossing page. This modification was tested only with parts of IMMU test - remaining test cases needs to be run. lampret 8130d 05h /
957 Flash at 0x04000000 RAM at 0x00000000. Only MMU test works. simons 8130d 16h /
956 Changed to work with or32-uclinux tool chain. Everything works except keyboard test. simons 8130d 20h /
955 typos and grammar fixed markom 8131d 21h /
954 some debugging code cleanup markom 8132d 00h /
953 burst detection for bytes & halfwords added markom 8132d 01h /
952 Added or1200_monitor top. lampret 8132d 06h /
951 Updated file names lampret 8132d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.