OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] - Rev 987

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
987 ORP architecture supported. simons 8016d 05h /
986 outputs out of function are not registered anymore markom 8016d 05h /
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8016d 17h /
984 Disable SB until it is tested lampret 8016d 17h /
983 First checkin lampret 8016d 19h /
982 Moved to sim/bin lampret 8016d 19h /
981 First checkin. lampret 8016d 19h /
980 Removed sim.tcl that shouldn't be here. lampret 8016d 19h /
979 Removed old test case binaries. lampret 8016d 19h /
978 Added variable delay for SRAM. lampret 8016d 19h /
977 Added store buffer. lampret 8016d 19h /
976 Added store buffer lampret 8016d 19h /
975 First checkin lampret 8016d 19h /
974 Enabled what works on or1ksim and disabled other tests. lampret 8016d 21h /
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8019d 01h /
972 Interrupt suorces fixed. simons 8019d 02h /
971 Now even keyboard test passes. simons 8019d 04h /
970 Testbench is now running on ORP architecture platform. simons 8019d 17h /
969 Checking in except directory. lampret 8020d 09h /
968 Checking in utils directory. lampret 8020d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.