OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 107

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 Added status when checking disconnect with or without data. Before it was only retry, now there is stop and retry. tadejm 7607d 01h /
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.
mihad 7612d 00h /
105 Wrong pci_bridge32.v file included in the project! mihad 7617d 07h /
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.
mihad 7617d 09h /
103 Added test application and modified files to support it. mihad 7664d 07h /
102 Cleanup! mihad 7664d 07h /
101 Added simulation files. mihad 7664d 07h /
100 Cleanup! mihad 7664d 07h /
99 Cleanup! mihad 7664d 07h /
98 Cleanup. mihad 7664d 07h /
97 Doing a little bit of cleanup. mihad 7664d 07h /
96 Update! mihad 7664d 08h /
95 Removed this file, because it was too large - long download time. mihad 7664d 08h /
94 Changed one critical PCI bus signal logic. mihad 7664d 08h /
93 Added a test application! mihad 7664d 15h /
92 Update! mihad 7664d 15h /
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7700d 05h /
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7700d 05h /
89 Burst 2 error fixed. mihad 7736d 06h /
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7742d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.