URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 54

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	8232d 07h	/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	8232d 10h	/
52	Oops, never before noticed that OC header is missing	mihad	8232d 14h	/
51	Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions.	mihad	8232d 14h	/
50	Got rid of undef directives	mihad	8235d 07h	/
49	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives	mihad	8235d 07h	/
48	Extracted distributed RAM module from wb/pci_tpram.v to its own file	mihad	8235d 07h	/
47	Known issues repaired	mihad	8235d 13h	/
46	Include statement was enclosed in synosys translate off/on directive - repaired	mihad	8240d 07h	/
45	Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image	mihad	8241d 12h	/
44	Added for testing of Configuration Cycles Type 1	mihad	8241d 13h	/
43	Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device	mihad	8241d 13h	/
42	Removed out of date files	mihad	8253d 13h	/
41	This commit was manufactured by cvs2svn to create tag 'rel_00'.		8332d 04h	/
40	From these Wrod files PDF were created - added future improvements	tadej	8332d 04h	/
39	File not needed	tadej	8332d 05h	/
38	This file is not needed	tadej	8332d 08h	/
37	These files are not needed any more	tadej	8332d 08h	/
36	* empty log message *	tadej	8332d 09h	/
35	Files updated with missing includes, resolved some race conditions in test bench	mihad	8386d 16h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] - Rev 54

Filtering Options