OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Added additional testcase and changed rst name in BIST to trst mihad 8182d 06h /
62 Added BIST signals for RAMs. mihad 8184d 22h /
61 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8192d 22h /
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 8192d 22h /
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8193d 00h /
58 Removed all logic from asynchronous reset network mihad 8198d 00h /
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 8198d 06h /
56 Number of state bits define was removed mihad 8198d 21h /
55 Changed state machine encoding to true one-hot mihad 8198d 21h /
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 8231d 23h /
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8232d 02h /
52 Oops, never before noticed that OC header is missing mihad 8232d 06h /
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8232d 07h /
50 Got rid of undef directives mihad 8234d 23h /
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8234d 23h /
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8234d 23h /
47 Known issues repaired mihad 8235d 05h /
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8239d 23h /
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8241d 05h /
44 Added for testing of Configuration Cycles Type 1 mihad 8241d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.