URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 72

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	* empty log message *	mihad	7966d 13h	/
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7974d 05h	/
70	This commit was manufactured by cvs2svn to create tag 'rel_2'.		8011d 13h	/
69	Changed BIST signal names etc..	mihad	8011d 13h	/
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	8014d 22h	/
67	Changed BIST signals for RAMs.	tadejm	8015d 03h	/
66	Changed empty status generation in pciw_fifo_control.v	mihad	8018d 13h	/
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	8021d 11h	/
64	The testcase I just added in previous revision repaired	mihad	8021d 14h	/
63	Added additional testcase and changed rst name in BIST to trst	mihad	8021d 16h	/
62	Added BIST signals for RAMs.	mihad	8024d 08h	/
61	This commit was manufactured by cvs2svn to create tag 'rel_1'.		8032d 08h	/
60	Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!	mihad	8032d 08h	/
59	Added meta flop module for easier meta stable FF identification during synthesis	mihad	8032d 10h	/
58	Removed all logic from asynchronous reset network	mihad	8037d 10h	/
57	Added completion expiration test for WB Slave unit. Changed expiration signalling	mihad	8037d 16h	/
56	Number of state bits define was removed	mihad	8038d 07h	/
55	Changed state machine encoding to true one-hot	mihad	8038d 07h	/
54	Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim	mihad	8071d 09h	/
53	Updated for synthesis purposes. Gate level simulation was failing in some configurations	mihad	8071d 12h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories pci

[/] - Rev 72

Filtering Options