OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Entered the option to disable no response counter in wb master. mihad 8028d 00h /
85 Changed Vendor ID defines. mihad 8028d 05h /
84 Changed vendor ID. mihad 8031d 23h /
83 Cleaned up the code. No functional changes. mihad 8056d 22h /
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 8070d 18h /
81 Updated synchronization in top level fifo modules. mihad 8070d 18h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 8073d 23h /
79 Updated. mihad 8073d 23h /
78 Old files with wrong names removed. mihad 8073d 23h /
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 8073d 23h /
76 TRDY output delay was 10 instead of 11. Repaired. mihad 8076d 23h /
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 8080d 00h /
74 This commit was manufactured by cvs2svn to create tag 'rel_3'. 8080d 00h /
73 Bug fixes, testcases added. mihad 8080d 00h /
72 *** empty log message *** mihad 8127d 04h /
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 8134d 19h /
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 8172d 03h /
69 Changed BIST signal names etc.. mihad 8172d 03h /
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 8175d 12h /
67 Changed BIST signals for RAMs. tadejm 8175d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.