OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
86 Entered the option to disable no response counter in wb master. mihad 7801d 18h /
85 Changed Vendor ID defines. mihad 7801d 22h /
84 Changed vendor ID. mihad 7805d 16h /
83 Cleaned up the code. No functional changes. mihad 7830d 15h /
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7844d 11h /
81 Updated synchronization in top level fifo modules. mihad 7844d 11h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7847d 16h /
79 Updated. mihad 7847d 16h /
78 Old files with wrong names removed. mihad 7847d 16h /
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7847d 16h /
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7850d 16h /
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7853d 17h /
74 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7853d 17h /
73 Bug fixes, testcases added. mihad 7853d 17h /
72 *** empty log message *** mihad 7900d 21h /
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.
mihad 7908d 13h /
70 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7945d 20h /
69 Changed BIST signal names etc.. mihad 7945d 20h /
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7949d 06h /
67 Changed BIST signals for RAMs. tadejm 7949d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.