OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] - Rev 95

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 Removed this file, because it was too large - long download time. mihad 7681d 17h /
94 Changed one critical PCI bus signal logic. mihad 7681d 17h /
93 Added a test application! mihad 7682d 00h /
92 Update! mihad 7682d 00h /
91 WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7717d 14h /
90 WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de) tadejm 7717d 14h /
89 Burst 2 error fixed. mihad 7753d 15h /
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.
mihad 7759d 14h /
87 Updated acording to RTL changes. mihad 7771d 11h /
86 Entered the option to disable no response counter in wb master. mihad 7771d 11h /
85 Changed Vendor ID defines. mihad 7771d 16h /
84 Changed vendor ID. mihad 7775d 10h /
83 Cleaned up the code. No functional changes. mihad 7800d 08h /
82 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7814d 05h /
81 Updated synchronization in top level fifo modules. mihad 7814d 05h /
80 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7817d 10h /
79 Updated. mihad 7817d 10h /
78 Old files with wrong names removed. mihad 7817d 10h /
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7817d 10h /
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7820d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.