OpenCores
URL https://opencores.org/ocsvn/pci_blue_interface/pci_blue_interface/trunk

Subversion Repositories pci_blue_interface

[/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 Reorganized the Master State Machine to have 6 functions followed by a MUX.
Started working on the Target State Machine.
bbeaver 8463d 01h /
43 Trying to organize pci master tests by function, label them, to avoid duplication.
Adding pci_target_test file, to start the work on the target side.
bbeaver 8463d 12h /
42 trying to make master test framework easier to use bbeaver 8463d 23h /
41 odds and ends in the master. Parity mostly. Not debugged. bbeaver 8464d 06h /
40 more improvements to master bbeaver 8464d 20h /
39 Master Retries seem OK.
Working on flushing, increasing test coverage.
bbeaver 8465d 00h /
38 working on master. bbeaver 8465d 23h /
37 Getting Master Abort Timers to have correct values bbeaver 8470d 00h /
36 more progress onthe master side bbeaver 8470d 10h /
35 Made the compromise that the FIFOs and the PCI Bus
will be the same width. No 32/64 combinations.
Working on Master.
bbeaver 8471d 04h /
34 Starting to remove extra logic in PCI Master bbeaver 8478d 01h /
33 Polishing the PCI Master. bbeaver 8478d 23h /
32 Starting to get simplified Master State Machine to do something.
NOTE: This has not been optimized to fit into CLB's yet.
bbeaver 8484d 01h /
31 Still messing with Master State Machine bbeaver 8493d 01h /
30 Fixed various problems with new function for Master State Machine. bbeaver 8500d 03h /
29 Changed Master State Machine to be function based.
This will make it possible to pipeline it better.
bbeaver 8500d 04h /
28 Renamed all the combinational control signals to have
names ending in "_critical".
bbeaver 8500d 07h /
27 Massive edit to start changing many `defines into Parameters.
This MIGHT (?) make it possible to have more than 1 PCI interface,
but with different bus sizes.
On the other hand, it might be an idiotic change in style.
bbeaver 8501d 00h /
26 Finished code formatting changes.
Need to add state bit which knows to Retry or not.
Now trying to get Master State Machine to actually operate.
bbeaver 8501d 05h /
25 Continuing to improve the Master. bbeaver 8502d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.