OpenCores
URL https://opencores.org/ocsvn/pit/pit/trunk

Subversion Repositories pit

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Minor change to add parameter to pit instance rehayes 5381d 06h /
18 Traded 16 data registers for 3 address registers when wait states are enabled. rehayes 5381d 08h /
17 Change WISHBONE ack signal so no output is generated when wait states are enabled and the bus transaction is terminated in the first cycle. rehayes 5395d 05h /
16 Added master error counter variable, added simulation timout limit rehayes 5506d 08h /
15 Fix blocking assigment rehayes 5534d 08h /
14 Cosmetic update, changed no-blocking assigment to blocking assigment rehayes 5603d 06h /
13 Update to rev 0.3, added SINGLE_CYCLE parameter rehayes 5633d 10h /
12 Fixed for single cycle reads rehayes 5634d 05h /
11 Changed read task to capture data at rising edge of clock rehayes 5634d 05h /
10 Added SINGLE_CYCLE parameter for WISHBONE bus cycles rehayes 5635d 08h /
9 fix problem with wb_wacc signal. Old method allowed data to be clocked into register twice. rehayes 5641d 01h /
8 Fix ack signal in testbench rehayes 5641d 02h /
7 Reflection of minor corrections rehayes 5645d 08h /
6 Reflection of minor corrections rehayes 5645d 08h /
5 rehayes 5683d 04h /
4 Initial Release March 14, 2009 - Bob Hayes rehayes 5683d 04h /
3 Initial Release March 14, 2009 - Bob Hayes rehayes 5683d 05h /
2 Initial Release March 14, 2009 - Bob Hayes rehayes 5683d 05h /
1 The project was created and the structure was created root 5683d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.