OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] - Rev 43

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Improve instruction fetch logic skordal 3352d 08h /
42 Move check for stall from irq_asserted to exception_taken in EX stage skordal 3352d 08h /
41 Make continouous status register reads asynchronous skordal 3352d 08h /
40 Reduce example design clock frequency to 50 MHz

- Also includes a minor change to make the address decoder/interconnect work
better with burst transfers.
skordal 3352d 08h /
39 Disable IRQs when handling exceptions skordal 3352d 08h /
38 Add "Hello World" test application skordal 3352d 09h /
37 Add macro to set the TOHOST register from C code skordal 3352d 09h /
36 Ensure correct read of CSR after stall skordal 3352d 09h /
35 Prevent jumping/branching when stalling skordal 3352d 09h /
34 Prevent flushing the pipeline if it is stalling skordal 3352d 09h /
33 Ensure correct read of CSR after stall skordal 3352d 09h /
32 Prevent jumping/branching when stalling skordal 3355d 06h /
31 Prevent flushing the pipeline if it is stalling skordal 3355d 07h /
30 Add testcase for a combination of instructions that fail when using cache skordal 3357d 12h /
29 Add reset functionality for the WB arbiter state machine skordal 3360d 07h /
28 Add rudimentary User's manual skordal 3366d 06h /
27 Prevent exceptions from being taken while stalling skordal 3366d 08h /
26 Prevent exceptions from being taken while stalling

Jumping to an exception handler while stalling and waiting for a load/store
instruction to finish can cause undefined results from the load/store
instruction. This actually fixes the issue mentioned in revision r20.
skordal 3366d 11h /
25 Add placeholder cache modules and a wishbone arbiter skordal 3368d 16h /
24 Remove unused STRINGIFY macros skordal 3369d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.