OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] - Rev 147

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
147 Added Interruption Machine, supporting Result Queue Full and End Of Instruction event notifications. Memblock Adjustments. In the Data Path Control circuit an Interrupt pero Instruction type was decodified. jguarin2002 4653d 18h /
146 Interruption Machine jguarin2002 4661d 12h /
145 State machine and counters finishedifconfigifconfigifconfig! Now gather components to obtain RAYTRACifconfigifconfig jguarin2002 4666d 01h /
144 The commented part of DPC was erased, and no longer needed. jguarin2002 4673d 05h /
143 working on result queue sync decoding signals jguarin2002 4677d 21h /
142 Additions for the State Machine jguarin2002 4682d 20h /
141 Syncing: its awful work: input adresses decoded to include the instructions queue also.... jguarin2002 4749d 21h /
140 Syncing: its awful work..... jguarin2002 4750d 03h /
139 Sync jguarin2002 4761d 17h /
138 enabled ena on memblock and dpc, also changed the instruction and result memories to queued schemes jguarin2002 4766d 08h /
137 Syncing with enables and eleminated all the register outputs since none block should carry on a register output jguarin2002 4772d 09h /
136 gogogo jguarin2002 4774d 20h /
135 Correction on conectiveness of Datapath Control... jguarin2002 4778d 21h /
134 State Machine, for addressing counting, internal writing & reading control and interruption generation jguarin2002 4780d 16h /
133 Added the instructions queue jguarin2002 4782d 08h /
132 There was amiss in the cross product datapath decoder jguarin2002 4786d 03h /
131 Post RTL check on memblock jguarin2002 4786d 09h /
130 RayTrac Internal Memory Blocks among operands registers and Intermediate Results Fifos jguarin2002 4787d 04h /
129 Memory Block:

Identified the four circuits: External Write, External Read, Internal Write, Internal Read.
jguarin2002 4792d 17h /
128 Memblock, for input registers and intermezzo results queues: normfifox26x96 & dpfifo9x64, dpc is done jguarin2002 4799d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.