URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] - Rev 203

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
203	Working towards a DMA oriented RayTRac	jguarin2002	4500d 02h	/
202	Working towards a DMA oriented RayTRac	jguarin2002	4500d 02h	/
201	files no longer needed im.vhd and fadd32long.vhd	jguarin2002	4500d 03h	/
200	raytrac_control.vhd: rtl that describes, the raytrac control registers, the avalaon memory mapped slave interface, the avalon memory mapped master interface, the controlling state machine, the input and output buffers	jguarin2002	4500d 03h	/
199	Check out in the design document for changes made on Load logic, a load chain has been added to Memblock I/O and several memory blocks were removed, under construction, this version WONT in any means work	jguarin2002	4516d 08h	/
198	Check out for the best out for the best organization so the datapath does not consume to many logic cells	jguarin2002	4516d 08h	/
197	Chnages on interconnectivity: Check out the SGDMA Sheets	jguarin2002	4526d 10h	/
196	raytrac+sg_dma+raytrac. Step One, the DPC is transformed. Now there are five instructions (check the design document), theres no full queue sync event, there are only four result queues and only 3 add fp 32 b adders rather than 4. Even it seems like a reduction has taken place, decodification efforts take place when decoding multiplexation from arithmetic blocks towards the resulting queues	jguarin2002	4529d 21h	/
195	Document advance and changes in the design	jguarin2002	4532d 18h	/
194	Work In Progress	jguarin2002	4547d 23h	/
193	WIP: Main Document	jguarin2002	4548d 20h	/
192	Some change I dont realize what is it in the design document (xls)	jguarin2002	4549d 08h	/
191	Reduced the implementation of Instruction Queue to 16 instructions rather than 32 and using registers in logic cells rather than M9Ks memory blocks.... finally the design fits.	jguarin2002	4549d 08h	/
190	M9K Block reduction. And Altera Compiler Directive was added to adder code to prevent unnecesary M9K block inferring...	jguarin2002	4553d 16h	/
189	Limiting Block size on the operands register to a maximum of 256	jguarin2002	4553d 23h	/
188	Fitting Report	jguarin2002	4555d 06h	/
187	Sopc claims that int is a name that conflicts with verilog or vhdl standards, so a change on the int port was made by renaming it to irq	jguarin2002	4555d 06h	/
186	Sopc claims that int is a name that conflicts with verilog or vhdl standards, so a change on the int port was made by renaming it to irq	jguarin2002	4555d 06h	/
185	Well mulblock was a void inside file....	jguarin2002	4555d 20h	/
184	Se quitó la palabra capítulo de los titulos de los capítulos.	jguarin2002	4556d 00h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories raytrac

[/] - Rev 203

Filtering Options