URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 36

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
36	singleSymbol: Adding testbench for RioLogicalCommon.	magro732	3726d 20h	/
35	Temporary checkin of new synchronous RioSerial. Does not work yet. Temporary checkin of RioLogicalCommon. Does not work yet.	magro732	3730d 01h	/
34	Adding first version of logical egress.	magro732	3733d 19h	/
33	Adding common logical layer module.	magro732	3735d 00h	/
32	branches/singleSymbol Adding a wait-state to only insert one control-symbol into an outbound packet.	magro732	3738d 04h	/
31	Fixing compiler errors. Adding support for inserting control-symbols from receiver into frames.	magro732	3740d 04h	/
30	Changing name tags/1.0.1 to tags/1.0.1-release.	magro732	3740d 06h	/
29	Fixed bug in RioSwitch internal Wishbone interconnects.	magro732	3740d 07h	/
28	Correcting bug in RioSwitch.vhd internal Wishbone interconnect. Modifying an existing test case in TestRioSwitch.vhd to provoke the error.	magro732	3740d 07h	/
27	Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled.	magro732	3741d 19h	/
26	Temporary checkin of parallelSymbols branch. It does not work yet.	magro732	3902d 06h	/
25	Correcting compiler errors in TestRioPcsUart.vhd	magro732	3909d 00h	/
24	Changing errornous use statement.	magro732	3909d 00h	/
23	Tagging alpha release 2.0.0.	magro732	4025d 18h	/
22	Tagging release 1.0.0.	magro732	4025d 18h	/
21	Branching of a single symbol version of the new RioSerial.	magro732	4025d 18h	/
20	Adding software C-stack and matching VHDL modules.	magro732	4090d 20h	/
19	Removing synthesis warnings.	magro732	4115d 20h	/
18	Making RioSerial entity the same as before+minor fixes.	magro732	4116d 19h	/
17	Removing latch and improving timing.	magro732	4117d 19h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories rio

[/] - Rev 36

Filtering Options