OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 71

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 Added RISE_PACK_SPECIFIC containing either
- constants declarations for synthesis or
- enumeration types for simulation
jlechner 6376d 00h /
70 Moved opcode and conditional constants and opcode_t and cond_t data types to rise_const_pack.vhd. jlechner 6376d 00h /
69 Synthesis package containing opcode and conditional constants used in other vhd files.
Package also contains convert functions from std_logic_vector to the appropriate data type.
jlechner 6376d 00h /
68 Simulation package containing enumeration types for opcodes and condition codes.
Package also contains convert functions from std_logic_vector to the appropriate enumeration type.
jlechner 6376d 00h /
67 - Added assembler file. cwalter 6376d 00h /
66 Moved constants for opcode and conditionals in seperate package. jlechner 6376d 00h /
65 Added correct register signals jlechner 6376d 00h /
64 *** empty log message *** jlechner 6376d 00h /
63 - Added missing signal stall_out_int to sensitivity list.
- LR register now locked if opcode is JUMP.
cwalter 6376d 02h /
62 no message cwalter 6376d 04h /
61 - Applied indenting tool.
- Added first basic implementation for testing.
cwalter 6376d 04h /
60 - Applied indenting tool. cwalter 6376d 04h /
59 - We don't want to lock registers the next cycle when we have stalled
the previous stages.
- Load opcodes also need to lock registers.
cwalter 6376d 04h /
58 - lr_enable signal in component wb_state should have direction out. cwalter 6376d 05h /
57 - applied indenting tool. cwalter 6376d 05h /
56 new sensitivity list ustadler 6376d 05h /
55 - clear_out must be initialized to '0'. cwalter 6376d 07h /
54 - Changed reset delay. cwalter 6376d 07h /
53 - Removed unused constant COND_NONE. cwalter 6376d 07h /
52 - stall_out must be initialized to '0' cwalter 6376d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.