URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] - Rev 78

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
78	Added stall_in to sensitivity list.	jlechner	6386d 22h	/
77	- Fixed case.	cwalter	6386d 22h	/
76	- Changed order of some statements to improve readability.	cwalter	6386d 22h	/
75	- Added barrel shifter implementation.	cwalter	6386d 22h	/
74	- Fixed bug where register value used by load was passed through to write back. Correct is ALU value.	cwalter	6386d 23h	/
73	- Fixed bug where immediate value for LD_IMM_HB was placed in the upper 8bits. This is done by the execute stage.	cwalter	6386d 23h	/
72	Added RISE_PACK_SPECIFIC containing either - constants declarations for synthesis or - enumeration types for simulation Added call to conversion function where a std_logic_vector is assigned to a opcode signal or a condition signal.	jlechner	6387d 09h	/
71	Added RISE_PACK_SPECIFIC containing either - constants declarations for synthesis or - enumeration types for simulation	jlechner	6387d 09h	/
70	Moved opcode and conditional constants and opcode_t and cond_t data types to rise_const_pack.vhd.	jlechner	6387d 09h	/
69	Synthesis package containing opcode and conditional constants used in other vhd files. Package also contains convert functions from std_logic_vector to the appropriate data type.	jlechner	6387d 09h	/
68	Simulation package containing enumeration types for opcodes and condition codes. Package also contains convert functions from std_logic_vector to the appropriate enumeration type.	jlechner	6387d 09h	/
67	- Added assembler file.	cwalter	6387d 09h	/
66	Moved constants for opcode and conditionals in seperate package.	jlechner	6387d 09h	/
65	Added correct register signals	jlechner	6387d 09h	/
64	* empty log message *	jlechner	6387d 09h	/
63	- Added missing signal stall_out_int to sensitivity list. - LR register now locked if opcode is JUMP.	cwalter	6387d 11h	/
62	no message	cwalter	6387d 13h	/
61	- Applied indenting tool. - Added first basic implementation for testing.	cwalter	6387d 13h	/
60	- Applied indenting tool.	cwalter	6387d 13h	/
59	- We don't want to lock registers the next cycle when we have stalled the previous stages. - Load opcodes also need to lock registers.	cwalter	6387d 13h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories rise

[/] - Rev 78

Filtering Options