OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] - Rev 140

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
140 Removed tbSdData-Bhv-ea.vhdl. Non-automated tb, tested in complete
verification tb anyway.
rkastl 5081d 04h /
139 Removed Testbench for unitSdWbSlave. Again: weak tb and it´s tested in
the complete verification environment anyway.
rkastl 5081d 04h /
138 Removed testbench for unitSdCmd because it was a weak testbench and the
functionality is tested in the SdVerificationTestbench anyway.
rkastl 5081d 04h /
137 Regression test suite:

Removed unneeded testbenches from the makefile. Only complete reusable
blocks are tested from now on.
rkastl 5081d 04h /
136 SDHC:
- SdData refactored to use a single counter
- TestWbMaster added to TbdSd (not functional yet)
rkastl 5081d 04h /
135 Multiple-Inclusion-Protection to SystemVerilog files added
Stops using relative paths in `includes. instead +incdir has to be used.
rkastl 5081d 04h /
134 SdData: Further refactoring. rkastl 5081d 04h /
133 SdData: Further refactoring rkastl 5081d 04h /
132 SdData: Refactoring, not done.
Testbench works again, but does not really test anything.
rkastl 5081d 04h /
131 SdClockMaster added to regression tests rkastl 5081d 04h /
130 SdClockMaster: Formal verification rkastl 5081d 04h /
129 SdClockMaster: Redesigned, not finished. Tb with PSL assertions. rkastl 5081d 04h /
128 Sim: Support for psl files added. rkastl 5081d 04h /
127 Thesis: Restructured SDHC chapter. rkastl 5081d 04h /
126 Read and Write works in simulation, needs verification.
Synthesis works the same like before.
rkastl 5081d 04h /
125 Write works in simulation rkastl 5081d 04h /
124 Write: SdClk is disabled, if no data is available. rkastl 5081d 04h /
123 Write: Must be able to halt SdClk, rest is done. rkastl 5081d 04h /
122 SdController: Initial read support rkastl 5081d 07h /
121 SdWbSlave inserted into SdTop. SdController does not use it yet. rkastl 5081d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.