OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Pad sdram clock added and read path register w.r.t pad sdram clock dinesha 4566d 05h /
22 Pad sdram clock added dinesha 4566d 05h /
21 Clean up dinesha 4566d 05h /
20 8 Bit SDARM support is added dinesha 4567d 23h /
19 8 Bit SDRAM Support added dinesha 4567d 23h /
18 8 Bit SDRAM Support is added dinesha 4567d 23h /
17 micron 8 bit memory models are added into svn dinesha 4568d 00h /
16 8 Bit SDRAM Support is added dinesha 4568d 00h /
15 Port cleanup dinesha 4571d 00h /
14 Unnecessary device config are removed dinesha 4571d 00h /
13 column bit are made progrmmable dinesha 4571d 01h /
12 Column Bits are made programmable dinesha 4571d 01h /
11 SDRAM Specification document added into SVN dinesha 4574d 02h /
10 Waveform files are added into SVN dinesha 4574d 02h /
9 SDR Bus width parameter passing issue across the models are fixed dinesha 4575d 01h /
8 test bench files are added into SVN dinesha 4575d 01h /
7 SDRAM Memory Models are added into SVN dinesha 4575d 01h /
6 Golden Log files are added into SVN dinesha 4575d 02h /
5 Run files are updated into SVN dinesha 4575d 02h /
4 Sdram controller RTL bug fixes done for 16bit SDR Mode dinesha 4575d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.