OpenCores
URL https://opencores.org/ocsvn/simpcon/simpcon/trunk

Subversion Repositories simpcon

[/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 New directory structure. root 6197d 03h /
25 clearification of simple read timing martin 6679d 18h /
24 remived JOP library references martin 6733d 18h /
23 no message martin 6735d 21h /
22 update with Austrochip paper content and VHDL file descriptions martin 6740d 09h /
21 VHDL update martin 6740d 10h /
20 VHDL update martin 6740d 12h /
19 moved to JOP handbook martin 6740d 12h /
18 update from JOP martin 6913d 12h /
17 SimpCon - Wishbone bridge martin 7363d 19h /
16 Minimum SimpCon IO example martin 7363d 19h /
15 ISA bus example (used to connect the CS8900 Ethernet chip) martin 7363d 19h /
14 renamed to scio_min.vhd martin 7363d 19h /
13 no message martin 7372d 23h /
12 more IO examples martin 7386d 22h /
11 no message martin 7386d 22h /
10 Removed Flash ports martin 7391d 14h /
9 Generic decoding and data mux martin 7393d 00h /
8 Test IO slave and simple IO top martin 7393d 02h /
7 Changed signal names to use the names from the specification. martin 7394d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.