OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 135

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
135 resynced with socgen, Release V1.0.0 changed tool lic to apache 2.0 jt_eaton 2948d 18h /
134 Resynced database
socgen now supports elaboration
Bad news is that it is now alot slower.
jt_eaton 3458d 20h /
133 Added Desing databases and foundation for elaborations tools jt_eaton 3501d 21h /
132 fixed permissions on tools/bin jt_eaton 3533d 17h /
131 Added elaboration databases and tools
Added bus map creation tools
jt_eaton 3533d 17h /
130 Dec 2014 major release
trimmed out some IP
replaced perl database with Berkeley
jt_eaton 3637d 11h /
129 removed unneeded 6502 files jt_eaton 4092d 17h /
128 major cleanup
added toolflows for sim,syn,documentation,linting and verilog
added documentation tools
jt_eaton 4092d 17h /
127 final cleanup before DAC jt_eaton 4207d 13h /
126 added mor1kx
cleanup
jt_eaton 4260d 18h /
125 Added two new 6502 cores in www.6502.org

cleaned up sogen xml files and added module name control
jt_eaton 4305d 12h /
124 beta release candidate 1
changed design.xml name
aligned schema with filesystem
jt_eaton 4358d 15h /
123 added support for ubuntu 12.10 jt_eaton 4373d 07h /
122 Moved Nexys2 from opencores.org to digilentinc.com
Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components
jt_eaton 4381d 10h /
121 cleaned up sims, added autogenerated test bench files
removed mrisc and experimental or1k code
jt_eaton 4401d 16h /
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4419d 16h /
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace
jt_eaton 4454d 11h /
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4489d 20h /
117 added yellow pages tools jt_eaton 4517d 15h /
116 added build_header
now use build_register for all spr components
resynced or1200 code back to use orbuild toolchain
jt_eaton 4552d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.