OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 added user guide
resynced to local repository
jt_eaton 4551d 15h /
102 all ip-xact files now readable by kactus2 jt_eaton 4613d 10h /
101 Added new designs for minsoc release candidate
convert tool set to parse proper ip-xact

THIS WILL BREAK ALL THE OLD DESIGNS UNTIL I FIX THEIR IP_XACT
jt_eaton 4614d 12h /
100 created workspace prroject=fpga_mrisc for single compile
general cleanup
jt_eaton 4626d 19h /
99 moved all projects into /projects/opencores.org
added build_register
added fizzim
jt_eaton 4669d 12h /
98 removed unneeded sim jt_eaton 4705d 16h /
97 changed sim run directory to icarus
added ise directory into syn
added _tb testbench file to all sims
jt_eaton 4705d 17h /
96 hierConnections now create ports jt_eaton 4779d 13h /
95 added first cut at busdefs
added clock reset enable pads and jtag_rpc
jt_eaton 4788d 11h /
94 socgen now supports both sim and syn views
now allow each xml file to set its destination
jt_eaton 4815d 12h /
93 build scripts now support model views
linting and coverage starting to work again
jt_eaton 4828d 01h /
92 all testbenchs now built from /sim/xml files
bench /models now in Testbench
jt_eaton 4833d 02h /
91 fixed all sims, coverage not working jt_eaton 4840d 20h /
90 now build all testbenches from ip-xact files and list as testbench in design.soc jt_eaton 4841d 12h /
89 removed unneeded debug directories jt_eaton 4862d 21h /
88 added xml files for test benches
added gEDA sym sch starter templates
jt_eaton 4862d 21h /
87 removed prebuilt geda schematics and symbols jt_eaton 4873d 14h /
86 split out all fpgas into families
added fpga pad_ring level
jt_eaton 4881d 11h /
85 moved all synthesis into fpgas lib
fixed memory leak in recursive routines
jt_eaton 4888d 10h /
84 removed unneeded files jt_eaton 4938d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.