OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 123

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 added support for ubuntu 12.10 jt_eaton 4348d 23h /
122 Moved Nexys2 from opencores.org to digilentinc.com
Moved jtag_rpc and or1k Busdefs into cde_jtag and or1200 components
jt_eaton 4357d 02h /
121 cleaned up sims, added autogenerated test bench files
removed mrisc and experimental or1k code
jt_eaton 4377d 08h /
120 clean up componentGenerators names and directories
sim + lint now synthesis TestBench
jt_eaton 4395d 08h /
119 moved copyright files into /verilog
changed cde copyright to apache from gplv3
split out tools into separate subdirectories
changed design.xml files to socgen: namespace
jt_eaton 4430d 03h /
118 optimized gen_verilog
added padring support
added configuration support
added jtag sims
added accellera candidate bus defs
jt_eaton 4465d 12h /
117 added yellow pages tools jt_eaton 4493d 07h /
116 added build_header
now use build_register for all spr components
resynced or1200 code back to use orbuild toolchain
jt_eaton 4528d 04h /
115 split or1200_cpu up into all ip-xact components
removed dead files
jt_eaton 4572d 08h /
114 moved or1200 connectivity out of verilog and into ip-xact
added or1200_boot block
removed force of 00 on lowest iwb_addr bits
jt_eaton 4584d 08h /
113 started refactoring or1200 jt_eaton 4590d 00h /
112 added more test sims
removed unneeded files
jt_eaton 4599d 13h /
111 split or1200 out into seperate test suite jt_eaton 4601d 07h /
110 split out more ip-xact components
added sw sources
jt_eaton 4613d 05h /
109 removed unused file jt_eaton 4616d 05h /
108 removed unneeded files jt_eaton 4617d 11h /
107 added designCfg files to all modules jt_eaton 4617d 14h /
106 checked in orp_soc project step 2 jt_eaton 4623d 07h /
105 moved or1200_monitor from testbench to dut jt_eaton 4626d 03h /
104 fixed search in preprocessor script
added initial orp_soc project
jt_eaton 4628d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.