URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 86

Rev	Log message	Author	Age	Path
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4869d 16h	/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4876d 15h	/
84	removed unneeded files	jt_eaton	4926d 20h	/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	4927d 01h	/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	4941d 19h	/
81	morphing xml files to use 1685 removed log directories	jt_eaton	4963d 01h	/
80	now generate all sims and syns param and filelists for xml	jt_eaton	4992d 16h	/
79	removed unsupported code	jt_eaton	4998d 21h	/
78	removed unsupported fpga	jt_eaton	4998d 21h	/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	4998d 21h	/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5001d 03h	/
75	added linting using verilator	jt_eaton	5004d 19h	/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5010d 00h	/
73	removed dup png files	jt_eaton	5018d 00h	/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5018d 02h	/
71	ignore anything in work	jt_eaton	5024d 18h	/
70	ignore work	jt_eaton	5024d 19h	/
69	added work dir	jt_eaton	5024d 19h	/
68	moved to seperate components	jt_eaton	5027d 18h	/
67	updated installs	jt_eaton	5027d 18h	/