URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] - Rev 91

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
91	fixed all sims, coverage not working	jt_eaton	4922d 22h	/
90	now build all testbenches from ip-xact files and list as testbench in design.soc	jt_eaton	4923d 14h	/
89	removed unneeded debug directories	jt_eaton	4944d 23h	/
88	added xml files for test benches added gEDA sym sch starter templates	jt_eaton	4944d 23h	/
87	removed prebuilt geda schematics and symbols	jt_eaton	4955d 15h	/
86	split out all fpgas into families added fpga pad_ring level	jt_eaton	4963d 12h	/
85	moved all synthesis into fpgas lib fixed memory leak in recursive routines	jt_eaton	4970d 11h	/
84	removed unneeded files	jt_eaton	5020d 17h	/
83	added design.soc files xml files now 99% 1685 complient	jt_eaton	5020d 21h	/
82	renmamed cde_synchronizers to cde_sync added hierarchial dependency search converted more xmp to follow ip-xact	jt_eaton	5035d 15h	/
81	morphing xml files to use 1685 removed log directories	jt_eaton	5056d 21h	/
80	now generate all sims and syns param and filelists for xml	jt_eaton	5086d 12h	/
79	removed unsupported code	jt_eaton	5092d 17h	/
78	removed unsupported fpga	jt_eaton	5092d 17h	/
77	now generate syn and cov Makefiles leave log and out files in sim/run directory	jt_eaton	5092d 17h	/
76	added wave.save files now generate sims Makefile and params.sim leave sim log and vcd files in sim/run/directory	jt_eaton	5094d 23h	/
75	added linting using verilator	jt_eaton	5098d 15h	/
74	split out sw Makefile into projects /bin split out _cpu into seperate component	jt_eaton	5103d 20h	/
73	removed dup png files	jt_eaton	5111d 20h	/
72	split T6502 into components moved io_module into seperate project removed liblists direct loads filelists for sims and coverage add hier type into xml files to generate verilog	jt_eaton	5111d 22h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories socgen

[/] - Rev 91

Filtering Options