OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] - Rev 23

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7693d 10h /
22 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7693d 10h /
21 Byte selects changed. simons 7693d 10h /
20 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7694d 14h /
19 Errors fixed. simons 7694d 14h /
18 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7697d 11h /
17 Define mess fixed. simons 7697d 11h /
16 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7697d 15h /
15 Defines set in order. simons 7697d 15h /
14 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7698d 08h /
13 8-bit WB access enabled. simons 7698d 08h /
12 Error fixed. simons 7718d 16h /
11 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7736d 15h /
10 Slave select signal generation bug fixed, default case added when reading registers, to avoid latches. simons 7736d 15h /
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7777d 09h /
8 Automatic slave select signal generation added. simons 7797d 10h /
7 Support for 64 bit caharacter len added. simons 7885d 22h /
6 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8054d 01h /
5 Document lectured. simons 8054d 01h /
4 PDF created. simons 8083d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.