OpenCores
URL https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk

Subversion Repositories srdydrdy_lib

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Fixed several minor bugs in scoreboard, adjusted usage width in sd_fifo_b,
and updated component documentation.		 ghutchis 5425d 20h /
18 Added scoreboard and scoreboard testbench ghutchis 5426d 00h /
17 Added component descriptions ghutchis 5426d 09h /
16 Changed fifo head/tail to have separate usage counters for producer and consumer
side.

Fixed bug in port_ring_tap where it jumped to non-existent state.

Changed default dump mode for icarus to lxt.		 ghutchis 5426d 21h /
15 Fixed FIB lookup multicast -- multicast packets were being
repeatedly sent from lookup		 ghutchis 5427d 01h /
14 - Modified large FIFO to remove "full" signal and store only N-1 words
- changed small FIFO to use memory instance instead of registers
- changed sequence generator to enable more complex tests
- changed sd_mirror to use combinatorial assign output		 ghutchis 5428d 19h /
13 Fixed FIFO Full condition for large fifo, added separate
tests to example bridge		 ghutchis 5432d 05h /
12 Added absolute priority arbitration to ring to avoid
having two ring taps transmit at same time		 ghutchis 5433d 05h /
11 Updated bridge example to fix a number of small bugs.
First packet now exits bridge from all ports.		 ghutchis 5434d 04h /
10 Fixed "locked" variable in rrslow ghutchis 5434d 08h /
9 Added rx_gigmac, additional debug work on concentrator & fib ghutchis 5434d 08h /
8 Added compiling version of bridge example ghutchis 5435d 21h /
7 Added rrslow ghutchis 5438d 00h /
6 Modified "B" output buffer for full-rate operation ghutchis 5440d 09h /
5 Added new component for port ring ghutchis 5441d 01h /
4 Added example directory with basic bridge ghutchis 5441d 19h /
3 Added small/synchronizer FIFO, along with minimal testbench ghutchis 5442d 19h /
2 Initial commit of directory structure and basic components ghutchis 5447d 04h /
1 The project and the structure was created root 5454d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.