OpenCores
URL https://opencores.org/ocsvn/storm_core/storm_core/trunk

Subversion Repositories storm_core

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 - corrected error in memory write back interface
- corrected immediate/register offset for byte/halfword memory access
zero_gravity 4709d 02h /
11 zero_gravity 4712d 06h /
10 New CORE version, ncluding complete system setup with inbuilt memory and wishbone interface.
Ready to execute assembled ARM ASM code, arm-elf-assembler included.
zero_gravity 4712d 06h /
9 documentation updated zero_gravity 4802d 04h /
8 documentation uploaded ;) zero_gravity 4803d 22h /
7 - new register file architecture
- fixed multi-cycle op bug
- architecture update
zero_gravity 4807d 20h /
6 new core version - now with arm compatible memory interface zero_gravity 4813d 21h /
5 memory interface updated zero_gravity 4864d 19h /
4 new instruction cycle controller - interrupt call bug seems to be fixed zero_gravity 4866d 21h /
3 zero_gravity 4868d 05h /
2 zero_gravity 4880d 05h /
1 The project and the structure was created root 4883d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.