OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] - Rev 78

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 provide SA at L port arniml 6745d 00h /
77 initial check-in arniml 6745d 00h /
76 remove tb_int_behav_c0 arniml 6745d 00h /
75 initial check-in arniml 6745d 00h /
74 add interrupt testbench and 'int' test class arniml 6745d 04h /
73 use 'after' instead of wait for signal delay
should resolve problems with delta cycle arrival times
arniml 6745d 04h /
72 make test start more robust regarding timing arniml 6745d 04h /
71 obsolete arniml 6745d 08h /
70 interrupt functionality added arniml 6745d 08h /
69 instrument testbench arniml 6745d 08h /
68 updates for interrupt support arniml 6745d 08h /
67 explicitly select clock divider 4 arniml 6745d 08h /
66 explicitly select clock divider 8 arniml 6745d 08h /
65 add global signals for testbench instrumentation arniml 6745d 08h /
64 add fail reporting for port d arniml 6745d 08h /
63 initial check-in arniml 6745d 08h /
62 int target added arniml 6745d 08h /
61 initial check-in arniml 6747d 11h /
60 connect cko_i to bit 2 of IN bus arniml 6749d 02h /
59 check CKO in general purpose configuration arniml 6749d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.