OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 113

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM
arniml 7323d 22h /
112 update tb_behav_c0 for new ROM layout arniml 7323d 22h /
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly
arniml 7323d 22h /
110 exchange syn_rom for lpm_rom arniml 7323d 22h /
109 add new bug for release 0.1 BETA arniml 7324d 11h /
108 Fix for:
External Program Memory ignored when EA = 0
arniml 7324d 11h /
107 tie EA to '1' arniml 7324d 12h /
106 clean-up use of ea_i arniml 7324d 12h /
105 initial check-in
describe bugs of release 0.1 BETA
arniml 7326d 21h /
104 add white_box directory to test suite arniml 7327d 19h /
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data
arniml 7327d 19h /
102 update for changes in address space of external memory arniml 7327d 19h /
101 assert p2_read_p2_o when expander port is read arniml 7327d 19h /
100 reorder data_o generation arniml 7327d 19h /
99 initial check-in arniml 7327d 19h /
98 Fix bug "ANL and ORL to P1/P2 read port status instead of port output register" arniml 7327d 20h /
97 initial check-in arniml 7327d 20h /
96 select dedicated directorie(s) for regression arniml 7328d 17h /
95 check counter inactivity arniml 7328d 17h /
94 initial check-in arniml 7328d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.