OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 add bug report
"MSB of Program Counter changed upon PC increment"
arniml 7102d 22h /
174 fix bug report
"MSB of Program Counter changed upon PC increment"
arniml 7102d 22h /
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 7102d 22h /
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 7131d 19h /
171 remove obsolete output stack_high_o arniml 7132d 19h /
170 intermediate update arniml 7134d 02h /
169 initial check-in arniml 7134d 07h /
168 change address range of wb_master arniml 7134d 07h /
167 simplify address range:
- configuration range
- Wishbone range
arniml 7134d 07h /
166 assign default for state_s arniml 7135d 23h /
165 add component wb_master.vhd arniml 7136d 22h /
164 initial check-in arniml 7136d 22h /
163 add bug
Wrong clock applied to T0
arniml 7137d 21h /
162 Fix bug report:
"Wrong clock applied to T0"
t0_o is generated inside clock_ctrl with a separate flip-flop running
with xtal_i
arniml 7137d 21h /
161 fix syntax problem that triggers an error with GHDL 0.18 arniml 7169d 01h /
160 add others to case statement arniml 7289d 22h /
159 fix dependencies for tb_t8048_behav_c0 and tb_t8039_behav_c0 arniml 7289d 22h /
158 added hierarchies t8039_notri and t8048_notri arniml 7289d 22h /
157 removed obsolete constant arniml 7289d 22h /
156 added hierarchy t8039_notri arniml 7289d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.