OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 193

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
193 iManual arniml 6959d 21h /
192 update list for Wishbone toplevel arniml 6960d 08h /
191 preliminary version 0.2 arniml 6960d 11h /
190 finalize change log for release 0.6 beta arniml 6961d 06h /
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"		 arniml 6992d 08h /
188 move check for int_pending_s into ea_i_='0' branch
this fixes a glitch on PCH when an interrutp occurs
during external program memory fetch		 arniml 6992d 08h /
187 Fix bug reports:
"Target address of JMP to Program Memory Bank 1 corrupted by interrupt"
"Return address of CALL to Program Memory Bank 1 corrupted by interrupt"
int_in_progress_o was active one cycle before int_pending_o is
asserted. this confused the mb multiplexer which determines the state of
the memory bank selection flag		 arniml 6992d 08h /
186 update to version 0.2 arniml 6993d 09h /
185 initial check-in arniml 6998d 07h /
184 initial check-in arniml 6998d 09h /
183 fix missing assignment to outclock arniml 6998d 11h /
182 intermediate version arniml 7078d 10h /
181 fix typo arniml 7078d 13h /
180 introduce prefix 't48_' for wb_master entity and configuration arniml 7086d 19h /
179 introduce prefix 't48_' for all packages, entities and configurations arniml 7086d 19h /
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'		 arniml 7088d 07h /
177 Implement db_dir_o glitch-safe arniml 7088d 07h /
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).		 arniml 7088d 07h /
175 add bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7089d 10h /
174 fix bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7089d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.