OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 support for DA instruction arniml 7504d 19h /
25 initial check-in arniml 7504d 19h /
24 connect control signal for Port 2 expander arniml 7505d 03h /
23 rework Port 2 expander handling arniml 7505d 03h /
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7505d 03h /
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7505d 03h /
20 move code for PROG out of if-branch for xtal3_s arniml 7505d 03h /
19 enhance simulation result string arniml 7506d 18h /
18 fix constant format arniml 7506d 18h /
17 fix test arniml 7506d 18h /
16 fix header arniml 7506d 18h /
15 initial check-in arniml 7507d 17h /
14 initial check-in arniml 7507d 18h /
13 This commit was manufactured by cvs2svn to create tag 'transfer'. 7507d 18h /
12 Imported sources arniml 7507d 18h /
11 add description arniml 7507d 18h /
10 put ext_ram on falling clock edge to sample the write enable proberly arniml 7508d 17h /
9 initial check-in arniml 7508d 17h /
8 initial check-in arniml 7508d 19h /
7 initial check-in arniml 7508d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.