OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7425d 20h /
39 initial check-in arniml 7428d 00h /
38 add measures to implement XCHD arniml 7428d 00h /
37 add dump_compare support arniml 7428d 00h /
36 make calculation of expected value more readable arniml 7428d 00h /
35 initial check-in arniml 7430d 17h /
34 fix test wrt AC arniml 7433d 18h /
33 rename pX_limp to pX_low_imp arniml 7433d 18h /
32 rename pX_limp to pX_low_imp arniml 7433d 18h /
31 refer PROJECT_DIR variable arniml 7433d 18h /
30 connect prog_n_o arniml 7434d 16h /
29 take auxiliary carry from direct ALU connection arniml 7434d 16h /
28 update wiring for DA support arniml 7434d 16h /
27 implemented mnemonic DA arniml 7434d 17h /
26 support for DA instruction arniml 7434d 17h /
25 initial check-in arniml 7434d 17h /
24 connect control signal for Port 2 expander arniml 7435d 01h /
23 rework Port 2 expander handling arniml 7435d 01h /
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7435d 01h /
21 implement mnemonics:
+ MOVD_A_PP
+ OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A
arniml 7435d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.