OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 add periodic interrupt arniml 7521d 12h /
57 abort if no interrupt occurs arniml 7521d 12h /
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7522d 13h /
55 add dependency to tb_behav_pack for decoder arniml 7522d 13h /
54 - add tb_istrobe_s arniml 7522d 13h /
53 make istrobe visible through testbench package arniml 7522d 13h /
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7522d 13h /
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7522d 13h /
50 This commit was manufactured by cvs2svn to create tag 'import'. 7527d 15h /
49 Imported sources arniml 7527d 15h /
48 update copyright notice arniml 7527d 15h /
47 initial check-in arniml 7527d 15h /
46 fix test arniml 7529d 12h /
45 remove unused signals arniml 7529d 12h /
44 default assignment for aux_carry_o arniml 7529d 13h /
43 fix sensitivity list arniml 7530d 14h /
42 change test values that match better to the test case arniml 7530d 16h /
41 expand PATH arniml 7530d 16h /
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7530d 16h /
39 initial check-in arniml 7532d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.