OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7517d 15h /
62 initial check-in arniml 7517d 15h /
61 expand script for dump compare arniml 7519d 11h /
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7520d 11h /
59 increment prescaler with MSTATE4 arniml 7520d 11h /
58 add periodic interrupt arniml 7520d 11h /
57 abort if no interrupt occurs arniml 7520d 11h /
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7521d 13h /
55 add dependency to tb_behav_pack for decoder arniml 7521d 13h /
54 - add tb_istrobe_s arniml 7521d 13h /
53 make istrobe visible through testbench package arniml 7521d 13h /
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7521d 13h /
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7521d 13h /
50 This commit was manufactured by cvs2svn to create tag 'import'. 7526d 14h /
49 Imported sources arniml 7526d 14h /
48 update copyright notice arniml 7526d 14h /
47 initial check-in arniml 7526d 14h /
46 fix test arniml 7528d 11h /
45 remove unused signals arniml 7528d 11h /
44 default assignment for aux_carry_o arniml 7528d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.