OpenCores
URL https://opencores.org/ocsvn/t51/t51/trunk

Subversion Repositories t51

[/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 *** empty log message *** andreas 6711d 10h /
39 some updates for T8032 andreas 6711d 10h /
38 some updates andreas 6720d 18h /
37 some updates andreas 6720d 18h /
36 some updates andreas 6720d 21h /
35 some updates andreas 6720d 21h /
34 bugfix for mode 0 andreas 6729d 13h /
33 bugfix for JBC instruction andreas 6741d 19h /
32 bugfix for two subsequent movx instructions andreas 6778d 13h /
31 update andreas 6864d 12h /
30 Made some bugfixes andreas 6865d 16h /
29 Removed UNISIM library jesus 7875d 19h /
28 Added -n option and component declaration jesus 7903d 17h /
27 Added Leonardo .ucf generation jesus 7903d 17h /
26 Updated for ISE 5.1 jesus 7910d 13h /
25 Fixed typo jesus 7920d 05h /
24 Fixed for ISE 5.1 jesus 7920d 05h /
23 Xilinx SSRAM, initial release jesus 7930d 06h /
22 Removed write through jesus 7958d 03h /
21 no message jesus 7958d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.